Forgot password?
submarines shipbuilding Black Sea Fleet exercise Pacific Fleet Russian Navy Northern Fleet strategy cooperation Ukraine visits Russia piracy missiles trials Sevastopol history Sevmash presence contracts drills Baltic Fleet industry incident anti-piracy shipyards Gulf of Aden frigate training Somalia India developments reforms opinion Borei procurements policy Russia - India aircraft carrier Crimea arms exports USA St. Petersburg France financing tests Bulava Yury Dolgoruky Serdiukov US Navy Mediterranean cruise Zvezdochka NATO innovations Indian Navy United Shipbuilding Corporation Medvedev Arctic agreements commission Admiralteyskie Verfi Admiral Gorshkov Vladivostok Mistral accident hijacking corvettes overhaul anniversary Russia - France Admiral Kuznetsov Vysotsky Rosoboronexport event ceremony Yantar Severomorsk negotiations defense order conflict aircraft China deployment naval aviation Black Sea investigations Putin Varyag coast guard Novorossiysk Vikramaditya landing craft marines crime Far East meeting Severnaya Verf scandals memorials Syria traditions escort statistics South Korea Japan Yasen Neustrashimy tenders convoys Marshal Shaposhnikov Admiral Chabanenko Ukrainian Navy Chirkov problems Severodvinsk reinforcement tension technology tragedy firings search and rescue Caspian Flotilla upgrade hostages provocation Baltic Sea Almaz Moskva frontier service court Turkey Dmitry Donskoy keel laying rumors Kilo class shipwreck World War II Petr Veliky Kaliningrad death Admiral Panteleyev Atalanta helicopters Norway Rubin Admiral Vinogradov patrols Russia-Norway delivery
Our friends russian navy weapons world sailing ships
Tell a friend Print version

"Research & Development Microelectronics center "ELVEES"

International Maritime Defence Show

ELVEES R&D Center - the leading Russian fabless ASIC design center and embedded & security systems developer.

ELVEES's headquarters placement is in Zelenograd (Russian «silicon valley») nearly Moscow.

ELVEES provides full 6-9 monthly deep submicron ASIC design flow with SW/HW co-verification on CAD facilities and FPGA prototyping on the basis of its new flexible and scalable open IP-cores SOC design platform «MULTICORE» for new generation DSP, communication or aerospace oriented chipsets.

Number of shows: 3501
Modify date: 12/24/2007 21:34:40
Field:  IT / Other
Email:  market@elvees.com
Fax:  +7 (495) 913-31-88
IMDS-07 participant:  yes
Phone:  +7 (495) 913-31-88
Physical address:  p/b 19, Moscow, 124460, Russia
Website:  http://multicore.ru

Back to the list