Forgot password?
submarines shipbuilding Black Sea Fleet exercise Pacific Fleet Russian Navy Northern Fleet strategy cooperation Ukraine visits Russia piracy missiles trials Sevastopol history Sevmash presence contracts drills Baltic Fleet industry incident anti-piracy shipyards Gulf of Aden frigate training Somalia India developments reforms opinion Borei procurements policy Russia - India aircraft carrier Crimea arms exports USA St. Petersburg France tests financing Bulava Yury Dolgoruky US Navy Serdiukov cruise Mediterranean Zvezdochka NATO innovations United Shipbuilding Corporation Indian Navy Medvedev Arctic agreements commission Admiralteyskie Verfi Admiral Gorshkov Vladivostok Mistral accident hijacking corvettes overhaul Admiral Kuznetsov anniversary Russia - France Vysotsky Rosoboronexport ceremony event Yantar Severomorsk negotiations defense order conflict aircraft China deployment naval aviation investigations Black Sea Putin Varyag coast guard Novorossiysk Vikramaditya landing craft crime Far East marines Severnaya Verf meeting scandals memorials traditions Syria statistics Japan escort South Korea Yasen Neustrashimy tenders Marshal Shaposhnikov Admiral Chabanenko convoys Ukrainian Navy problems Severodvinsk Chirkov reinforcement tension firings tragedy technology Baltic Sea search and rescue Almaz Moskva frontier service Caspian Flotilla provocation hostages upgrade court Dmitry Donskoy keel laying rumors Turkey World War II death shipwreck Admiral Panteleyev Atalanta Petr Veliky helicopters Kilo class Kaliningrad Admiral Vinogradov Norway Rubin delivery launching patrols
Our friends russian navy weapons world sailing ships
Tell a friend Print version

"Research & Development Microelectronics center "ELVEES"

International Maritime Defence Show

ELVEES R&D Center - the leading Russian fabless ASIC design center and embedded & security systems developer.

ELVEES's headquarters placement is in Zelenograd (Russian «silicon valley») nearly Moscow.

ELVEES provides full 6-9 monthly deep submicron ASIC design flow with SW/HW co-verification on CAD facilities and FPGA prototyping on the basis of its new flexible and scalable open IP-cores SOC design platform «MULTICORE» for new generation DSP, communication or aerospace oriented chipsets.

Number of shows: 3833
Modify date: 12/24/2007 21:34:40
Field:  IT / Other
Email:  market@elvees.com
Fax:  +7 (495) 913-31-88
IMDS-07 participant:  yes
Phone:  +7 (495) 913-31-88
Physical address:  p/b 19, Moscow, 124460, Russia
Website:  http://multicore.ru

Back to the list