Login

 

Forgot password?
submarines shipbuilding Black Sea Fleet exercise Pacific Fleet Russian Navy Northern Fleet strategy cooperation Ukraine visits Russia piracy missiles trials Sevastopol history Sevmash presence contracts drills Baltic Fleet industry incident anti-piracy shipyards training Gulf of Aden frigate Somalia India developments reforms opinion Borei policy procurements Russia - India aircraft carrier Crimea arms exports USA St. Petersburg tests France financing Bulava Yury Dolgoruky US Navy Serdiukov cruise Mediterranean Zvezdochka NATO innovations United Shipbuilding Corporation Indian Navy Medvedev Arctic agreements commission Admiralteyskie Verfi Admiral Gorshkov Vladivostok Mistral accident hijacking corvettes overhaul Russia - France Admiral Kuznetsov anniversary Rosoboronexport Vysotsky event ceremony Yantar Severomorsk defense order negotiations conflict aircraft China deployment naval aviation Putin investigations Black Sea Varyag coast guard Vikramaditya Novorossiysk landing craft Far East crime marines Severnaya Verf meeting scandals memorials Syria traditions Japan escort South Korea statistics Neustrashimy Yasen tenders Admiral Chabanenko convoys Marshal Shaposhnikov Ukrainian Navy Chirkov problems Severodvinsk reinforcement tension tragedy technology firings provocation frontier service Baltic Sea Almaz upgrade hostages search and rescue Caspian Flotilla Moskva court Dmitry Donskoy rumors Turkey keel laying helicopters Kilo class death Admiral Panteleyev Atalanta Kaliningrad World War II shipwreck Petr Veliky Rubin Admiral Vinogradov Norway launching delivery patrols
Search
Our friends russian navy weapons world sailing ships
 
Tell a friend Print version

"Research & Development Microelectronics center "ELVEES"

International Maritime Defence Show

ELVEES R&D Center - the leading Russian fabless ASIC design center and embedded & security systems developer.

ELVEES's headquarters placement is in Zelenograd (Russian «silicon valley») nearly Moscow.

ELVEES provides full 6-9 monthly deep submicron ASIC design flow with SW/HW co-verification on CAD facilities and FPGA prototyping on the basis of its new flexible and scalable open IP-cores SOC design platform «MULTICORE» for new generation DSP, communication or aerospace oriented chipsets.

Number of shows: 4137
Modify date: 12/24/2007 21:34:40
Field:  IT / Other
Email:  market@elvees.com
Fax:  +7 (495) 913-31-88
IMDS-07 participant:  yes
Phone:  +7 (495) 913-31-88
Physical address:  p/b 19, Moscow, 124460, Russia
Website:  http://multicore.ru

Back to the list