Login

 

Forgot password?
submarines shipbuilding Black Sea Fleet exercise Pacific Fleet Russian Navy Northern Fleet strategy cooperation Ukraine visits Russia piracy missiles trials Sevastopol history Sevmash presence contracts drills Baltic Fleet industry incident anti-piracy shipyards training Gulf of Aden frigate Somalia India developments reforms opinion Borei procurements policy Russia - India aircraft carrier Crimea arms exports USA St. Petersburg tests France financing Bulava Yury Dolgoruky Serdiukov US Navy Mediterranean cruise Zvezdochka NATO innovations Indian Navy United Shipbuilding Corporation Medvedev Arctic agreements commission Admiralteyskie Verfi Admiral Gorshkov Vladivostok Mistral accident hijacking corvettes overhaul Admiral Kuznetsov anniversary Russia - France Rosoboronexport Vysotsky ceremony event Yantar Severomorsk defense order negotiations aircraft conflict China deployment naval aviation Putin investigations Black Sea Varyag coast guard Novorossiysk Vikramaditya landing craft Far East marines crime Severnaya Verf meeting scandals memorials Syria traditions South Korea statistics Japan escort Neustrashimy Yasen tenders Admiral Chabanenko Marshal Shaposhnikov convoys Ukrainian Navy problems Severodvinsk Chirkov reinforcement tension tragedy firings technology Almaz Moskva search and rescue Caspian Flotilla frontier service upgrade provocation Baltic Sea hostages court keel laying Turkey Dmitry Donskoy rumors Admiral Panteleyev Atalanta shipwreck helicopters Kilo class Petr Veliky World War II death Kaliningrad Norway Rubin Admiral Vinogradov launching patrols Russia-Norway
Search
Our friends russian navy weapons world sailing ships
 
Tell a friend Print version

"Research & Development Microelectronics center "ELVEES"

International Maritime Defence Show

ELVEES R&D Center - the leading Russian fabless ASIC design center and embedded & security systems developer.

ELVEES's headquarters placement is in Zelenograd (Russian «silicon valley») nearly Moscow.

ELVEES provides full 6-9 monthly deep submicron ASIC design flow with SW/HW co-verification on CAD facilities and FPGA prototyping on the basis of its new flexible and scalable open IP-cores SOC design platform «MULTICORE» for new generation DSP, communication or aerospace oriented chipsets.

Number of shows: 4285
Modify date: 12/24/2007 21:34:40
Field:  IT / Other
Email:  market@elvees.com
Fax:  +7 (495) 913-31-88
IMDS-07 participant:  yes
Phone:  +7 (495) 913-31-88
Physical address:  p/b 19, Moscow, 124460, Russia
Website:  http://multicore.ru

Back to the list